RISC-V Processor Design and Optimization.
This project involves improving an unoptimized RV32I RISC-V processor running on an iCE40 FPGA in a tiny wafer-scale 2.15x2.50 mm WLCSP package, using a completely open-source tooling.
June 2023
Check out my multi-series blog for more details!